IBM's New 0.7nm Chip Uses Vertical Transistor Stacking to Fit 100 Billion Transistors in a Fingernail

IBM has announced a breakthrough in semiconductor technology with the world's first sub-1 nanometer chip, packing nearly 100 billion transistors into an area the size of a fingernail. The chip features transistor architecture at the 0.7 nm (7 angstrom) node, marking a significant leap beyond the physical limits of traditional chip scaling. According to Gizmodo, the transistor features are smaller than a DNA strand (2.5 nanometers), and the chip offers nearly twice the density of IBM's 2-nanometer chip from 2021. Hacker News reports that this achievement uses a novel "nanostack" 3D chip architecture that stacks transistors vertically rather than shrinking them horizontally, allowing more transistors per square millimeter.

"transistor features smaller than a DNA strand (2.5 nanometers)"

IBM's vertical stacking approach represents a fundamental shift in how chipmakers can increase transistor density. The traditional method of miniaturizing components horizontally has been approaching fundamental physical limits, making innovations like the nanostack architecture critical for continued progress. Hacker News noted that this breakthrough is "a major milestone for the semiconductor industry" that promises to "propel the industry forward for the next decade" by enabling more powerful and energy-efficient processors.

"novel 'nanostack' 3D chip architecture that stacks transistors vertically"

The density improvement is substantial: the new 0.7nm chip packs nearly double the transistors per area compared to IBM's previous 2nm design from 2021, which itself was a milestone. While the technology is still in the research phase, Gizmodo reported that IBM expects the chip to reach markets within five years. With 100 billion transistors in a fingernail-sized footprint, this could enable future processors that are both vastly more powerful and dramatically more efficient than anything available today.