SUSE and Openchip partner to build European sovereign RISC-V stack for Linux, Kubernetes and AI
Summary
SUSE and Openchip have signed a Memorandum of Understanding (MoU) to collaborate on Europe's first enterprise-grade sovereign technology stack. The partnership focuses on optimizing SUSE Linux Enterprise Server, SUSE Kubernetes, and AI infrastructure for European-designed RISC-V processors, aiming to reduce dependency on non-European hardware architectures and strengthen digital sovereignty for enterprise and public sector organizations.
Source
bskySUSE and Openchip partner to build European sovereign RISC-V stack for Linux, Kubernetes and AIsuse.comKey quotes
· 1 pulledThe partnership aims to ensure SUSE Linux Enterprise Server, SUSE Kubernetes En
You might also wanna read
SUSE Offers European Digital Sovereignty Support Service Amid Rising Demand
SUSE, a European open-source powerhouse, is offering extensive support to businesses and governments in the European Union to maintain their
zdnet.com·11mo ago
OpenAI, NVIDIA and Nscale Launch Stargate UK AI Infrastructure Partnership
OpenAI, NVIDIA, and Nscale have launched Stargate UK, a sovereign AI infrastructure partnership that will deliver up to 50,000 GPUs and the
openai.com·9mo agoThe Historical Journey of OpenBSD on SGI MIPS Hardware
This article explores the historical journey of OpenBSD support on SGI hardware, tracing the relationship between BSD systems and MIPS archi
Europe's €2 billion sovereign cloud push undermined by reliance on US-made processors
Europe is investing over €2 billion in sovereign cloud initiatives (IPCEI-CIS, SecNumCloud) to reduce reliance on US tech companies and esca
theregister.com·1mo ago
xv6-riscv-net: TCP/IP Networking Implementation for xv6 on RISC-V Architecture
This GitHub repository presents xv6-riscv-net, a modified version of the xv6 operating system for RISC-V architecture that integrates a TCP/
github.com·10mo ago
Introducing the SUS Hardware Description Language for High-Performance Hardware Designs
The SUS Hardware Description Language aims to compete with Synthesizeable Verilog and VHDL by providing an intuitive and thin syntax for bui
sus-lang.org·11mo ago
Comments
Sign in to join the conversation.
No comments yet. Be the first.