All Topics
All Topics
Technology
Technology
Design
Design
Programming
Programming
Science
Science
News
News
Gaming
Gaming
Entertainment
Entertainment
Business
Business
Finance
Finance
Sports
Sports
Health
Health
Food
Food
Travel
Travel
Art
Art
Music
Music
Books
Books
Education
Education
Politics
Politics
Personal
Personal
No algorithm. No AI slop. No ads. Just RSS. Pro-human. Indie writers. Real journalism. Open web. Chronological. Hand toasted.

Introducing the SUS Hardware Description Language for High-Performance Hardware Designs

By

nateb2022

10mo ago· 1 min readenNews

Summary

The SUS Hardware Description Language aims to compete with Synthesizeable Verilog and VHDL by providing an intuitive and thin syntax for building netlists without imposing specific design paradigms on hardware designers.

Key quotes

· 2 pulled
The SUS HDL is meant to be a direct competitor to Synthesizeable Verilog and VHDL.
SUS shall impose no paradigm on the hardware designer, such as requiring specific communication protocols or iteration constructs.
Snippet from the RSS feed
A return to RTL for high-performance Hardware Designs

You might also wanna read