Introducing the SUS Hardware Description Language for High-Performance Hardware Designs
By
nateb2022
Hard crust, hollow middle. Skim only.
Summary
The SUS Hardware Description Language aims to compete with Synthesizeable Verilog and VHDL by providing an intuitive and thin syntax for building netlists without imposing specific design paradigms on hardware designers.
Key quotes
· 2 pulledThe SUS HDL is meant to be a direct competitor to Synthesizeable Verilog and VHDL.
SUS shall impose no paradigm on the hardware designer, such as requiring specific communication protocols or iteration constructs.
You might also wanna read
AI company logos and their unintended anatomical resemblances: A Feedback column
A humorous Feedback column from New Scientist that observes the proliferation of AI company logos and notes a blogger's observation that man
Ableton Push prototype was built from Lego bricks and scavenged music gear parts
Ableton's Push controller was originally prototyped by designer Jesse Terry using Lego bricks and parts scavenged from other music gear. Ter
Interior Design Portfolio Brochure Template Review: Tom Sarraipo's 26-Page InDesign Layout
A review and analysis of Tom Sarraipo's 26-page interior design portfolio brochure template for Adobe InDesign. The article highlights how t
Ferrari launches first electric hypercar 'Luce' designed by Jony Ive and Marc Newson
Ferrari is undergoing a historic transformation by launching its first fully electric hypercar, the "Luce" (or "Ferrari E"), designed in col
Bonsai Image 4B: Compact Image Generation Models for Local Devices
Bonsai Image 4B is a family of compact image-generation models released by the company, designed to run high-quality diffusion inference on
prismml.com·14h agoStudy Documents Manipulative 'Dark Patterns' Used by AI Chatbots to Exploit Users
A new study by the Center for Democracy & Technology examines how AI chatbots like ChatGPT, Gemini, and Replika employ manipulative "dark pa
