Huawei's Kirin 2026 processor achieves 55% transistor density boost via LogicFolding architecture
Summary
Huawei has unveiled new production data for its upcoming Kirin 2026 smartphone processor, which uses the company's proprietary LogicFolding architecture to achieve a 55% increase in transistor density compared to last year's Kirin9030 Pro — without requiring more advanced processing nodes or lithography. The chip, set to power Huawei's flagship Mate handsets launching this autumn, is based on the Tau Scaling Law framework developed by Huawei's "chip queen" He Tingbo, which drastically shortens the distance signals travel in circuits.
Source
bskyHuawei's Kirin 2026 processor achieves 55% transistor density boost via LogicFolding architecturescmp.comKey quotes
· 2 pulledHuawei's LogicFolding architecture, the Kirin 2026, a mobile processor set to power the firm's coming flagship Mate handsets launching this autumn, has increased transistor density by 55 per cent compared to last year's Kirin9030 Pro
An improvement in a si
You might also wanna read
China’s Huawei to enter South Korean AI chip market with new Atlas SuperPods, clusters pack 8,192 Ascend 950 accelerators per deployment — reportedly challenges Nvidia dominance with 'tripled inference performance' of H20 at one-quarter the cost
Huawei has outlined a new approach to chip design — a departure from the decades-long industry focus on shrinking transistors to improve performance. Here's why it has investors buzzing. https://t.co/
KVarN: Huawei's Calibration-Free vLLM KV-Cache Quantization Backend for Agentic Workloads
KVarN is a native vLLM KV-cache quantization backend developed by Huawei CSL that delivers 3-5x more KV-cache capacity and up to ~1.3x the t
github.com·1mo ago
Memory Manufacturers Shift Focus from Smartphones to Hyperscalers, Threatening 2026 Device Markets
The article analyzes a global memory shortage crisis driven by a fundamental shift in semiconductor manufacturing priorities. Rather than a
idc.com·6mo ago
IBM's 3D chip prototype packs 100 billion transistors, doubling current density
IBM has announced a prototype chip that packs nearly 100 billion transistors onto a fingernail-sized 10mm x 15mm chip, nearly doubling the t
newscientist.com·11d agoIBM's 3D chip prototype packs 100 billion transistors, doubling current density
IBM has announced a prototype chip that packs nearly 100 billion transistors onto a fingernail-sized 10mm x 15mm chip, nearly doubling the t
newscientist.com·11d ago
China trains trillion-parameter AI model on domestic chips, challenging Nvidia's training monopoly
The article examines whether China can train frontier AI models without Nvidia chips, using Meituan's LongCat-2.0 as key evidence. The trill
hellochinatech.com·4d ago
Comments
Sign in to join the conversation.
No comments yet. Be the first.