Flex Logix's eFPGA Interconnect Technology Powers Edge AI Inference Chip, Acquired by Analog Devices
By
Jon Peddie
Summary
Flex Logix Technologies developed eFPGA IP and an edge AI inference chip (InferX X1) using its nnMAX tile architecture and ArrayLinx interconnect technology. The InferX X1 delivers 8.4 TOPS at 16 nm and shipped in 2021 as a $399 PCIe card. Analog Devices acquired Flex Logix in November 2024, and the IP licensing model continues under ADI. The article details the technical differentiation of the nnMAX architecture and its relevance for edge inference ISVs and silicon teams.
Source
Key quotes
· 3 pulledGeoffrey Tate knows how to build semiconductor companies.
The nnMAX architecture is technically differentiated, and the IP licensing model continues under ADI.
For edge inference ISVs and silicon teams, the story isn't over.
You might also wanna read
Nvidia Acquires AI Chip Company Groq Despite 75% Revenue Shortfall
Nvidia acquired Groq (with a Q), a company specializing in AI chip technology for faster LLM inference, despite Groq missing its revenue tar

Nvidia Acquires AI Chip Startup Groq's Assets in $20 Billion Deal
Nvidia is acquiring assets from AI chip startup Groq for approximately $20 billion in cash, marking Nvidia's largest acquisition to date. Th
AMD emerges as a cost-effective alternative to NVIDIA for AI inference as GPU prices climb
The article discusses the surging demand for AI inference tokens driven by rapid frontier model releases, which is outpacing GPU supply and
AMD emerges as a cost-effective alternative to NVIDIA for AI inference as GPU prices climb
The article discusses the surging demand for AI inference tokens driven by rapid frontier model releases, which is outpacing GPU supply and
Zyphra's ZAYA1-8B Matches Frontier AI Models on Benchmarks Using Under 1 Billion Active Parameters, Trained on AMD Hardware
Zyphra released ZAYA1-8B, a model that matches or competes with frontier AI models like DeepSeek-R1, Claude Sonnet 4.5, and Gemini 2.5 Pro o

Four Edge AI Trends That Semiconductors Should Know from ABI Research’s 2Q 2026 Market Update
Designing a Systolic Array AI Accelerator in Two Weeks for Global Foundries 180nm Tapeout
The article details the author's ambitious project to design a systolic array AI accelerator with in-silicon debug infrastructure from scrat

Comments
Sign in to join the conversation.
No comments yet. Be the first.