Designing a Systolic Array AI Accelerator in Two Weeks for Global Foundries 180nm Tapeout

Chronicles of a bad idea. Or how I designed a systolic array with in-silicon debug infrastructure from scratch in under two weeks, and taped it out on Global Foundry 180 nm though a Tiny Tapeout…