z386: An Open-Source FPGA CPU Recreating the Intel 80386 with Original Microcode
By
wicket
Slow-proofed and worth the wait. Worth its weight in flour.
Summary
The fifth installment of the 80386 series describes the z386, an open-source FPGA-based CPU that recreates a 386-class processor using the original Intel microcode. Unlike instruction-by-instruction emulators, z386 rebuilds enough of the original machine architecture so that the recovered 386 control ROM can drive it. The project has reached a milestone where it can boot DOS 6 and DOS 7, run protected-mode programs like DOS/4GW and DOS/32A, and play games such as Doom and Cannon Fodder. Performance comparisons against ao486 are provided.
Key quotes
· 3 pulledThe core is not an instruction-by-instruction emulator in RTL.
The goal is to recreate enough of the original machine that the recovered 386 control ROM can drive it.
Today z386 boots DOS 6 and DOS 7, runs protected-mode programs like DOS/4GW and DOS/32A, and plays games like Doom and Cannon Fodder.
You might also wanna read
Building a BCD Scientific Calculator on FPGA: Architecture and Numerical Methods
This article details the design and implementation of a scientific calculator using binary-coded decimal (BCD) arithmetic on an FPGA. It cov
FPGA-Based Scientific Calculator with Custom Soft CPU and Microcode Firmware
This project implements a fully functional scientific calculator in hardware using an FPGA. It includes a custom soft CPU, microcode firmwar
github.com·16d ago
SHDL: A Minimalist Hardware Description Language for Education Using Logic Gates
SHDL (Simple Hardware Description Language) is a minimalist hardware description language designed for education and experimentation that us
github.com·4mo ago
iRISC: A New Processor Architecture Combining RISC-V Open Source with Performance-Focused Design
The article discusses iRISC, a new processor architecture that combines RISC-V's open-source approach with Apple's performance-focused desig
polysoftit.co.uk·4mo ago
TinyTinyTPU: Educational Implementation of Google's TPU Architecture on FPGA
TinyTinyTPU is an educational implementation of Google's TPU (Tensor Processing Unit) architecture, scaled down to a minimal 2×2 systolic ar
github.com·4mo ago
Creating VGA Graphics and Animations with 4000 Logic Gates in Tiny Tapeout 8 Competition
The article describes the author's participation in the Tiny Tapeout 8 demo competition, where they submitted three ASIC designs using only