SPI Routing Implementation for iCE40 FPGAs on the Fomu Development Board
By
hasheddan
An everything bagel for the brain. Substantive, layered, well-seasoned.
Summary
The article discusses SPI routing techniques for iCE40 FPGAs, focusing on the Fomu FPGA development board. It covers the technical aspects of implementing SPI communication on these FPGAs, including the reverse-engineered bitstream format and open-source toolchain support. The author shares their experience with the portable Fomu board and explores SPI implementation details specific to iCE40 architecture.
Key quotes
· 5 pulledThe Fomu includes a Lattice Semiconductor iCE40 UltraPlus 5K, which has been a popular FPGA option over the past few years due to the reverse engineered bitstream format and ability to program it with a fully open source toolchain
This project from Tim 'mithro' Ansell and Sean 'xobs' Cross is not new, but remains a favorite of mine because of how portable it is — the entire board can fit in your USB port!
One of the more recent projects I've been working on involves SPI routing with iCE40 FPGAs
The reverse engineering of the iCE40 bitstream format has opened up new possibilities for FPGA development
Implementing SPI on these FPGAs requires careful consideration of routing and timing constraints
You might also wanna read
Building a BCD Scientific Calculator on FPGA: Architecture and Numerical Methods
This article details the design and implementation of a scientific calculator using binary-coded decimal (BCD) arithmetic on an FPGA. It cov
FPGA Implementation of 3dfx Voodoo 1 Graphics Card Using Modern Hardware Design Tools
An engineer describes successfully implementing a 3dfx Voodoo 1 graphics card using modern FPGA tools and SpinalHDL hardware description lan
Analysis of Undocumented CPU Hardware Bugs and Design Flaws
The article discusses various CPU hardware bugs and design flaws found in vendor CPUs, focusing on specific examples like Intel's misspelled
TinyTinyTPU: Educational Implementation of Google's TPU Architecture on FPGA
TinyTinyTPU is an educational implementation of Google's TPU (Tensor Processing Unit) architecture, scaled down to a minimal 2×2 systolic ar
github.com·4mo ago
How Janet Jackson's "Rhythm Nation" music video could crash certain laptops due to resonant frequency interference
The article discusses a technical phenomenon from the late 1990s/early 2000s where Janet Jackson's music video for "Rhythm Nation" was found
devblogs.microsoft.com·5mo agoReverse-Engineering the RK3588 NPU to Run Vision Transformers 15x Faster
The article details the process of reverse-engineering the Rockchip RK3588 NPU to overcome hardware limitations that prevent running modern