iRISC: A New Processor Architecture Combining RISC-V Open Source with Performance-Focused Design
By
rtybanana
Summary
The article discusses iRISC, a new processor architecture that combines RISC-V's open-source approach with Apple's performance-focused design philosophy. It aims to deliver high performance while maintaining energy efficiency, with features like a 10-stage pipeline, out-of-order execution, and support for advanced instruction sets. The architecture targets mobile devices, IoT, and edge computing applications, offering a balance between performance and power consumption.
Key quotes
· 5 pullediRISC represents a fusion of RISC-V's open-source philosophy with Apple's performance-driven design approach
The architecture features a 10-stage pipeline with out-of-order execution capabilities for improved performance
Target applications include mobile devices, IoT systems, and edge computing where power efficiency is critical
iRISC aims to deliver desktop-class performance while maintaining smartphone-level power consumption
The design supports advanced instruction sets including vector extensions for AI and machine learning workloads
Article URL: https://polysoftit.co.uk/irisc-web/
Comments URL: https://news.ycombinator.com/item?id=46663467
Points: 3
# Comments: 1
You might also wanna read
FPGA-Based Java Processor Implementation for Accelerated Execution
This article describes a project to implement a Java processor on an FPGA (Field Programmable Gate Array) to accelerate Java program executi
mavmatrix.uta.edu·6mo ago
Reverse-engineering the Intel 8087: A look at microcode and register exchange
A detailed technical deep-dive into the Intel 8087 floating-point co-processor's microcode, specifically examining the register exchange ope
righto.com·1d ago
z386: An Open-Source FPGA CPU Recreating the Intel 80386 with Original Microcode
The fifth installment of the 80386 series describes the z386, an open-source FPGA-based CPU that recreates a 386-class processor using the o
nand2mario.github.io·8d ago
Building a BCD Scientific Calculator on FPGA: Architecture and Numerical Methods
This article details the design and implementation of a scientific calculator using binary-coded decimal (BCD) arithmetic on an FPGA. It cov
FPGA-Based Scientific Calculator with Custom Soft CPU and Microcode Firmware
This project implements a fully functional scientific calculator in hardware using an FPGA. It includes a custom soft CPU, microcode firmwar
github.com·16d ago
Zero-Copy GPU Inference from WebAssembly on Apple Silicon: Direct Memory Sharing Between Wasm and GPU
The article describes a technical breakthrough on Apple Silicon where WebAssembly modules can share linear memory directly with the GPU, ena
abacusnoir.com·1mo ago