Building a BCD Scientific Calculator on FPGA: Architecture and Numerical Methods
By
zdw
Sesame, salt, and substance. A flagship bake.
Summary
This article details the design and implementation of a scientific calculator using binary-coded decimal (BCD) arithmetic on an FPGA. It covers the introduction, pathfinding approach, and practical numerical methods used to build the calculator from scratch, drawing inspiration from HP's classic scientific calculators that used BCD internally.
Key quotes
· 4 pulledThis is a scientific BCD calculator that uses binary-coded decimals, the same internal number format HP used in its scientific calculators.
A Calculator (1): Introduction
A Calculator (2): Pathfinding
A Calculator (3): Practical Numerical Methods
You might also wanna read
TinyTinyTPU: Educational Implementation of Google's TPU Architecture on FPGA
TinyTinyTPU is an educational implementation of Google's TPU (Tensor Processing Unit) architecture, scaled down to a minimal 2×2 systolic ar
github.com·4mo ago
z386: An Open-Source FPGA CPU Recreating the Intel 80386 with Original Microcode
The fifth installment of the 80386 series describes the z386, an open-source FPGA-based CPU that recreates a 386-class processor using the o
nand2mario.github.io·8d ago
FPGA-Based Scientific Calculator with Custom Soft CPU and Microcode Firmware
This project implements a fully functional scientific calculator in hardware using an FPGA. It includes a custom soft CPU, microcode firmwar
github.com·16d ago
SHDL: A Minimalist Hardware Description Language for Education Using Logic Gates
SHDL (Simple Hardware Description Language) is a minimalist hardware description language designed for education and experimentation that us
github.com·4mo ago
iRISC: A New Processor Architecture Combining RISC-V Open Source with Performance-Focused Design
The article discusses iRISC, a new processor architecture that combines RISC-V's open-source approach with Apple's performance-focused desig
polysoftit.co.uk·4mo ago
Creating VGA Graphics and Animations with 4000 Logic Gates in Tiny Tapeout 8 Competition
The article describes the author's participation in the Tiny Tapeout 8 demo competition, where they submitted three ASIC designs using only