Building a 64-bit RISC-V Emulator in Rust to Run xv6 Operating System
By
signa11
Crackling crust, pillowy middle. The kind of bagel that earns a second cup of coffee.
Summary
This article documents an ongoing project to write a 64-bit RISC-V emulator from scratch in Rust, with the goal of running xv6, a simple Unix-like operating system. The content serves as a book or guide that teaches computer architecture fundamentals including ISA (Instruction Set Architecture), privileged architecture, exceptions, and interrupts through the practical implementation of an emulator.
Key quotes
· 4 pulledThis is the book for writing a 64-bit RISC-V emulator from scratch in Rust.
You can run xv6, a simple Unix-like OS, in your emulator once you finish the book.
You'll learn the basic computer architecture such as ISA, previleged architecture, exceptions, int
NOTE: This project is actively ongoing. Pages are not perfect yet and it possible to change dramatically.
You might also wanna read
Reverse-engineering the Intel 8087: A look at microcode and register exchange
A detailed technical deep-dive into the Intel 8087 floating-point co-processor's microcode, specifically examining the register exchange ope
righto.com·1d ago
Zero-Copy GPU Inference from WebAssembly on Apple Silicon: Direct Memory Sharing Between Wasm and GPU
The article describes a technical breakthrough on Apple Silicon where WebAssembly modules can share linear memory directly with the GPU, ena
abacusnoir.com·1mo ago
Understanding CPU Pipelining and Its Evolution into Branch Prediction
This article explores CPU pipelining concepts as part of a branch prediction series, explaining how modern processors optimize instruction e
Tailslayer: C++ Library for Reducing RAM Tail Latency from DRAM Refresh Stalls
Tailslayer is a C++ library designed to reduce tail latency in RAM reads caused by DRAM refresh stalls. It works by replicating data across
github.com·1mo ago
Understanding CPU Branch Prediction and Its Impact on Benchmarking
The article discusses how modern processors use branch prediction to execute multiple instructions per cycle, explaining that CPUs have rema
lemire.me·2mo ago
nCPU: AI-Native Computing Platform with Neural Network-Based Architecture
nCPU is an AI-native computing platform where every layer from arithmetic to operating system to compiler is either a trained neural network
github.com·2mo ago